Abstract
Introduction
The Switched Capacitor (SC) technique needs a particular attention in switch design when used at low supply voltages. In fact, the signal swing applied in these cases is dramatically reduced when a very low supply voltage is used [1] : complementary switches and opamps do not efficiently work because of the insufficient switch overdrive. These problems can be solved by the use of a switched-opamp (SOA) technique, instead of SC, to overcome the typical impairments of low-voltage low-power systems [2] [3] [4] [5] [6] [7] . This paper describes a switched-opamp implementation of a cyclic algorithmic ADC that leads to very low power consumption. The architecture complies with the constraints of a biomedical implantable application: ultra low-current consumption lower than 4 µA, typical supply voltage of 2.8 V (but the circuit maintain its performance at 3.5 V and 2 V supply). Moreover, the ADC can be put in power-off mode, wakening it only when needed. The technology used is a BiCMOS 0.8 µm, with 2-M and 2-P layers.
The ADC architecture
The aim of this paper is the design of an integrated ultra low-power consumption A/D converter which operates with a standard battery supply for cardiac pacemaker applications (operating from 3.5 V down to 2 V), with a resolution of 10-b, conversion rate higher than 2 kS/s, input dynamic range of 800 mV and small silicon area.
This performance has been obtained using a cyclic conversion algorithm with the SOA technique. The choice of this approach instead of others is motivated by the following considerations. Both pipeline and sigmadelta approaches could have been used in applications (biomedical also) where either conversion rate or resolution are requirements more important than consumption and silicon area. In fact, the pipeline architecture is able to achieve a high conversion rate (also in low voltage applications [9] ), but it consists of a series of identical stages that consume additional power, whereas the sigma-delta approach can be used in highresolution applications (> 16-b), in which hardware simplicity and conversion rate are not the main issues.
Moreover, a successive approximation architecture (SAR) using a very low supply voltage allows one to achieve medium-speed/medium-resolution converters with a low-power consumption and using standard threshold CMOS devices. The results shown in the literature [11] indicate that SAR approach is well suited for operation even below 1 V (around the threshold voltages of the device used), but the very low current dissipation (~30 µA) is achieved with a supply voltage of 1 V. In cardiac pacemaker application, the standard battery used establishes the supply voltage value to the typical value of 2.8 V, and thus the same value of dissipation has to be reached at a voltage value larger than 1 V. On the other hand, SOA technique can be used in our application because the main goals of this technique are not only the capability of reducing the supply voltage and overcoming the limits due to the switches overdrive. In fact, the possibility of completely turning "on" opamps only in one of the two phases of the main clock, being the opamp switched-off in the other phase, allows one to halve the power consumption of the entire system. This is a great advantage, especially for systems employed in biomedical applications and particularly in pacemakers, where low-voltage and lowpower requirements are mandatory. Fig. 1 ), some comparators and a Multiplying DAC (indicated with X2). The ADC works as follows: -when ADCsample is asserted (see Fig. 1 ), any analog signal present between ADCip and ADCim, that is sampled through the input switches of SH during the first phase (phase1 in Fig. 2) , is converted by the two comparators (that act as a flash sub-ADC) in a 2-b digital number; -then ADCsample is removed, the SH block holds the sampled signal while X2 samples the SH output. At this time the input switches are opened and a loop is created between X2 and SH. 
the voltage residue at X2 output of n-th conversion cycle and d n the respective binary code, then the algorithm works as follows for each clock cycle:
The digital result d n is the input of the block SUM that encodes the output.
The SOA technique, traditionally used to reduce the operating supply voltage [9] , is mainly used in this case to achieve a reduced power consumption, for a 2 V minimum supply: in fact, if SH is "on", X2 is "off" and vice versa. When a block is off, the SOA output stage is in high impedance and is pulled to Vcm (common-mode voltage of the ADC) by the related switches. Fig. 2 shows the SH architecture employed in this design. It consists of switches (in a transmission gate configuration), a SOA, two sample capacitors C, two hold capacitors C (of the same value) and two capacitors having a value of C/8, that avoid large spikes on the virtual ground to be traded-off with the offset that these capacitors produce.
During phase1 (sample phase), the charge is stored on the sampling capacitors C and SOA output stage is in high impedance. In order to minimize the delay caused by the slew-rate, that can be high in low-power applications, SOA output stage is pulled to the middle of the dynamic output range (Vcm) in this phase. During phase1, the inputs of this stage are pulled to Vcm (while the output of the X2 stage is pulled to Vcm), then SOA is turned "on" and all the switches are turned "off". As a consequence, the charge is stored on the sampling capacitors of the X2 stage. Fig. 3 shows the X2 architecture. There are two capacitors with the same value of the hold capacitors (C/2), in order to obtain a 1.5-b requirement. During phase2, the charge is stored "on" the sampling capacitors (through the hold phase of the SH stage), C/2 input capacitors are pulled to Vcm (as in the output stage of the SOA). At the end of phase2, the amplifier is turned "on". During the following phase (phase1), the C/2 input capacitors are pulled to one of the Vrail voltages, depending on the result of the ±V ref /4 comparison. In this way, the subtractions or additions described before are executed. It is worth noting that the 0.5-b redundancy is obtained using only two non-overlapping phases (phase1-phase2) and the complementary ones (since all the switches are implemented as transmission gates). 
Switched Opamp
The amplifier employed in the ADC analog core is a simple 2-stages Miller compensated OTA (Fig. 4) . The amplifier has a fully differential architecture, mainly to improve PSRR and to enhance the signal swing. It has also an active CMFB circuit.
During the opamp inactive phase, the output branches are turned "off" and the input stage is kept "alive" to guarantee a fast turn-on of the amplifier. The dissipation is 150 nA for the input stage and 1 µA for the output stage (500 nA per branch). This means that the current consumption, excluding CMFB circuit, is 1.15 µA during on-phase and 150 nA during off-phase. A special attention was paid in designing M4 and M5 in strong inversion (as they work as current mirrors), and the input pair M1, M2 in weak inversion, designing the OTA with suitable dimensions and layout in order to reduce the offset. Switches M14 and M15 prevent the discharge of the compensation capacitors during the offphase of the opamp, thus allowing a fast recovery. Moreover, a switch (M16) between the drains of the input transistors shorts them during the inactive phase, so avoiding the saturation of the input stage caused by the absence of feedback.
The fully differential opamp needs a Common Mode FeedBack (Fig. 5) to work properly. A switched capacitor approach was chosen due to its simplicity and the high linearity it can give. 
Fig. 5. Common Mode FeedBack circuit
The outputs are averaged by C1 and C2 during onphase; this averaged voltage is the input of a simple opamp (replica of the input stage of the main amplifier) and is compared to the wanted Common Mode Voltage (Vcm). A feedback signal is generated (CMFB) that controls the current of the input stage of the main opamp (see Fig. 4 ).
During the off-phase, capacitors C1 and C2 are reset (outp and outn are put to Vcm) through switch M17 and the Common Mode FeedBack is kept "on", to be ready for the next phase. Table 1 summarises the main performance obtained during the simulation of the entire opamp with a load of 4 pF. As shown, the gain is very high (more than we need to reach the required linearity) thanks to the two stages architecture. It is worth noting that slew rate requirements are heavily reduced in this application, thanks to the fact that output stages are pulled to Vcm during the inactive phase.
Comparators
In order to produce a 0.5-b redundancy, two comparators have been used in this design. It is important to note that a 1 bit per cycle architecture needs only one comparator, but it is not possible to relax the offset requirement, and the technique described in the next Section does not produce those advantages in terms of integral and differential non linearity. In this design a Input Offset Storage (IOS) method is used, in which the offset cancellation is performed by closing a unity-gain loop around the preamplifier and storing the offset on the input coupling capacitors [10] .
Offset reduction in the amplifiers
In both SH and X2 blocks, the autozero operation of the amplifier allowed in classical SC architectures cannot occur because in the sample phase (phase1 for SH for instance) SOA output is "off", so, this effect results in a huge loss of codes and potential linearity problems.
However, in the second clock cycle (the first after ADCsample "on"), the SH inputs are inverted, through the signal clock ckinv. At the third clock cycle ckinv (Fig. 1) turns "off" and normal conditions are restored. So, the offset stored the first time, that at the end of conversion is multiplied with 2 N − 1 (N = number of bits of the ADC), is subtracted with next offsets (next clock cycles) that are multiplied with 2 N − k , where k = 2..10 is the number of the clock cycle. This also means that, after ADCsample is "on", the residual signal of conversion is inverted: the SUM block thus needs additional logic [8] .
ADC timing diagram
The reset signal asynchronously initialises the digital section of the ADC: the output register is loaded to "0" as conversion result, but ADCdav is low so this is not considered a valid result. An initialisation is recommended each time a new data acquisition begins, but the reset pulse width must be as short as possible to minimise power supply consumption.
The ADC timing diagram is shown in Fig. 6 : the acquisition mode is "free running" and the data stream is collected by a microcontroller which can operate in edge mode or level mode. In fact, ADCdav raises each time that a valid data conversion is available (edge triggered) and remains stable until the ending of a new conversion (level triggered). The "one shot" acquisition mode is a trivial sub case.
The ADC starts when it wakes up from stand-by condition. The internal state is bounded to rising edge of the clock; an initial start up time allows the analogue part to reach a steady state and then the conversion starts (the internal signal ADCsample is shown for clarity) on the falling edge of the clock.
Fig. 6. ADC timing diagram
To process the input value, the ADC takes 10 clocks plus an additional clock to reinitialise the internal logic. The data output ADCout [9:0] is registered, so the data is stable until the register is updated.
Experimental Results
The A/D integrated converter was fabricated in a 0.8 µm BiCMOS technology with 2 Metal and 2 Poly layers. The ADC described in the previous Section has been designed as a part of a prototype chip developed for implantable pacemakers (the chip microphotograph is shown in Fig. 10 ). The front-end section consists of an input amplifier with AC coupling -externally providedto avoid input offset amplification, a low-pass filter, and the 10-b ADC.
The prototype includes a bandgap referred to ground, five voltage buffers to provide the proper references for ADC operation and device common-mode operation.
The chip is pad-limited and the silicon area could have been reduced (see Fig. 10 ), if no test pad was used in our prototype. In fact, the ADC cell area is about 0.8 mm 2 . Table 2 . Measurement condition A very low power consumption has been measured for the analog core when reduced power supply, clock rate and bias current has been chosen: 0.56 µA in the minimum case. Digital core dissipation (see Table 3 ) is rather high for the target application (with consumption of the analog part exceed 4 µA in typical case), but no particular attention has been paid to this point, because of the following considerations:
-in implantable devices applications, an embedded processor that can implement the main part of the digital section of the ADC is commonly available.
-No low power digital library was available for the considered technology, so a standard digital library has been used. The measured DNL curve (typical case) and the measured output spectrum (2048 point FFT spaced 1.42 Hz each other) of a reconstructed 200 Hz full-scale sine wave sampled at 2.9 kS/s with a supply voltage of 2.8 V are shown in Fig. 7 and Fig. 8 , respectively. The maximum value of the measured DNL is approximately of 0.7 LSB (see also Table 3 ). The main measurement results are summarized in Table 3 . It can be noticed (see Fig. 9 ) that the functionality of the ADC is guaranteed in a wide range of temperature. 
Conclusions
Implantable biomedical devices are asked to operate for a long time with long-life batteries (with a duration of at least 6 years) and the resolution of the sensing channel is going to increase (more than 8-b). Most of the existing ultra low-power ADCs are not capable of a resolution as high as 10-b.
In this paper we have shown how the SOA technique can be used to achieve 10-b resolution for an ADC to be used in a cardiac pacemaker characterized by an ultra low-power consumption, a low die area and the cyclic conversion algorithm approach.
Moreover, the measurements carried out on the ADC prototypes demonstrate the full functionality of it with no missing codes, with a consumption of 1.23 µA, 0.7 kS/s sampling rate and 2 V supply voltage.
